Abstract-Niobium based rapid-single-flux-quantum (RSFQ) digital circuits generally operate at temperature 4 K. It is desirable to develop RSFQ circuits for operation at much lower temperatures, in particular to use as control and interface circuitry for superconducting qubits, and eventually for a full scale quantum computer. The total heat load is moderate --current designs generate 0.5 µW per bias resistor, so elementary RSFQ integrated circuits are easily compatible with commercial helium dilution refrigerators, and this power can readily be reduced by several orders of magnitude for complex future designs --but thermal conductivity will be a bottleneck. We present a simple model of heat flow through standard RSFQ structures. We find that circuits designed for 4 K operation can be used with little or no modification below one Kelvin. At lower temperatures however the heat generated on chip cannot be removed, and the temperature of a working circuit will rise. We suggest fabrication design rule changes to address this problem.
I. INTRODUCTION
The success of integrating circuit components monolithically on a single computer chip has paved the way for unprecedented improvements in complexity, speed and cost. This success has motivated efforts to place novel technologies on an integrated circuit utilizing modern, wellestabished fabrication facilities.
The current excitement about the realization of a quantum computer is no exception. Several schemes for constructing a superconducting quantum computer on an integrated circuit have been proposed, and several superconducting qubits have been probed for coherence properties that can be used in a scheme for quantum computation.
Any integrated circuit implementation of a quantum computer will require supporting classical electronics for qubit manipulation and state readout.
A particularly convenient approach for performing such tasks is with rapid single flux quantum (RSFQ) superconducting digital circuitry [1] . RSFQ utilizes the natural quantization of magnetic flux in superconductors as data bits that can be shuttled between circuit elements and stored in order to perform logical functions. Since RSFQ is a magnetic flux based logic family a sound choice for a qubit would be one that is easily manipulated with magnetic field, such as the rf-SQUID [2] or the persistent-current qubit [3] . Traditionally, RSFQ integrated circuits have been fabricated in Niobium that can be cooled with liquid Helium to the superconducting state. For appli-cations involving quantum coherent bits, however, the coherence time of the qubit is inversely proportional to its ambient temperature. According to [4] , with reasonable assumptions the coherence time of a solid-state qubit can be expressed as,
where δ is a constant of the qubit's potential, R is an effective resistance that represents all the dissipation affiliated with the system, and T is the temperature of the qubit. In order for useful coherence times to be achieved the temperature of the qubit must be maintained at dilution refrigerator temperatures, ~10-30 mK. The ability of the materials that comprise the superconducting integrated circuit to conduct heat at those temperatures is greatly compromised.
The thermal conductivities at milliKelvin temperatures are ∝ T n , where n is the power dependence associated with each material. Therefore as the temperature falls the ability of the integrated circuit to efficiently carry thermal energy to the cooling stage of the dilution refrigerator suffers. Also, the interfaces at which different layers of the integrated circuit meet have imperfect phonon matching, hence there exists another inefficiency of heat transfer through the microchip.
RSFQ circuits require resistive elements in order to properly divide current on-chip and absorb transient signals. These resistive elements will naturally generate heat within themselves at a rate I 2 R. The heat generated will follow the most conductive path through the chip, creating a temperature gradient, to the dilution refrigerator heat sink. Our concern lies in the degree of temperature increase caused by the heat flowing through a substrate with such poor thermal conductivity at low temperatures, and subsequently causing the temperature of critical components such as qubits to rise. It is possible that in order to circumvent such a problem a modification of the traditional 
II. CALCULATIONS

A. Physical model
The goals of these calculations and our proposed experiment are to assess the ability to remove heat from the microchip and an resulting temperature rise. Thermal conduction within these integrated circuits at temperatures <100 mK is very poor as the current designs are specified. The microchips are fabricated at M.I.T.'s Lincoln Laboratory [5] . A wafer of Si has Nb/AlO x /Nb trilayers, Nb leads, and resistors deposited within layers of SiO x . In Fig. 1 , a crosssection of the microchip shows a thin-film resistor (1000Å) embedded in layers of SiO x . The SiO x layer has a total thickness of 1 µm. Current is brought from the edge of the microchip to the resistors via Niobium leads.
The electrical power generated by the resistors is radiated via phonon emission which is the dominant form of heat transfer through the microchip. The reason for neglecting electron conduction is due to the insulating materials 
where n is the nonlinear power factor by which the temperature falls off for T < 1 K. The parameters ko and n have been documented [6] - [8] for bulk materials by numerous sources. Table I lists the materials thermal conductivities.
Temperatures below 1 K yield a very low conductivity in these bulk materials but the majority of the thermal resistance comes from the boundaries between these materials. The metal-oxide interface between the platinum resistor and the SiO x creates a highly resistive boundary for heat flow. The interface properties can be modeled by acoustic mismatch for temperatures of 10mK to 100mK [10] - [11] . The properties of the phonon conduction can be compared to a transmission and reflection problem at a potential barrier. 
B. Numerical Analysis
In order to examine thermal conductivity with non-linear temperature dependant conductivity K(T), we calculate the heat that passes through some cross sectional area A over a length L. Using (2) and integrating Fourier's law of conduction we find that
where T f and T i are the temperatures at either end of the line. So for each material we derive a non-linear equation that governs the temperature distribution within that material. Treating the boundaries in a similar way we see that since
Using (4) and (5) we can model a thermal circuit to look at one-dimension conduction were the boundary resistance is just put in series with the dissimilar materials. In order to model a two dimensional system, such as the cross-section of the chip shown in Fig. 1 , we use a finite difference method upon an i × j element nodal network that is placed over the cross section.
Each node obeys the first law of thermodynamics such that the change in heat flux into a node must equal the flux out of the node (Fig.2) . So the governing equation is:
where ∆Q x is the rate of heatflow through the element boundary at x. For flux from node Ti,j to T i,j+1 we get
In the calculations two approximations are made. First, in the bulk material, but not at interfaces, the change ∆T= T i,j-1 -T i,j+1 << T such that we can approximate (7) to get 
Also, at boundaries, the formula for K(T) is slightly more complex and requires some approximation. Since
we see that if the T i,j node is of material α and T i,j+1 node is material β then setting S i =A i /L i the sum becomes
Since R bd >> R α & R β we can assume that each boundary node only depends on the boundary resistance between materials since it is so large that it dominates the total thermal conductivity K(T). Fig.2 represents the resistive network associated with one node. If depth is assumed a constant, ∆z =δ, we can define S = ∆y·δ/ ∆x or ∆x·δ/∆y depending on the direction of integration.
III. RESULTS
A finite difference method using the thermal conductivities and the power dependences in Table I in an iterative program give us a two-dimensional thermal map of the integrated circuit cross section illustrated in Fig.1 . The first and largest source of thermal insulation is observed when modeling the heat flow that tries to escape to the edge of the chip via superconducting leads.
Niobium is a very poor thermal conductor at low temperature so the heat generated by the resistor must find a less resistive path by which to escape. An analytic model of a 1-dimensional thermal circuit that examined this edge conduction leads to extremely large temperatures at the resistor ≅ 6 K. Also a temperature of 3-5K persisted through the Nb leads all the way to the end of the chip. This, of course, neglects the heat that goes into the substrate and only account for one path for the heat to flow. If one completes the two-dimensional cross-section calculation one finds a peak resistor temperature ≅ 2 K. This shows that the less resistive path for thermal conduction is through the SiO x and down to the substrate. Therefore, even if we neglect edge conduction, the two-dimensional model gives an accurate estimate of the steady state thermal map.
The top image in Fig. 3 shows the thermal map of a thin film Platinum resistor generating heat at approximately 0.5 µW. As we can see in Fig.4 the peak resistor temperature is ≅2K and the temperature falls off as we get further away form the resistor. At approximately 10 µm the temperature decreases to about 10 mK which is the bath temperature. Additionally, the variation of bath temperature to 30 mK seems to shift the temperature gradient up to higher temperatures but it does not change the distance from the resistor at which the temperature is within 10% of the sink temperature.
A possible modification to the current design involves the Fig. 2 . This diagram shows a thermally resistive network for one node within the i by j nodal grid that spans the two-dimensional crosssection of our region of interest. ∆Q is the heat flux into the element and R(T)=S/K(T). Pt resistor deposition of a long Pt resistor strip that makes ideal (no boundary resistance) thermal contact with the heat-generating resistor and also to the cold sink at the edge of the chip. The superconducting lead would then be deposited on top of this highly thermally conductive lead and therefore act as an electrical short. The modified design, Fig.3 (bottom) , shows a slight decrease in the temperatures around the resistor but more noticeably showed a lower average resistor temperature of around 1 K as opposed to the 2 K seen without the thermally conductive bridge. The bridge used in this sample calculation was twice the thickness of the bias resistor. Clearly these results show that the fabrication of junctions or qubits, requiring the lowest achievable temperatures, near any bias resistor such as this is restricted to a distance of > 10 µm.
IV. NOISE THERMOMETRY EXPERIMENT
To experimentally check these calculations we have designed an experiment to measure the heat profile at various distances from a resistor on the integrated circuit. Josephson noise thermometry [12] - [13] , which is extremely effective at detecting temperatures below 1K, will be used to determine the temperature profile near the resistor. The thermal noise generated from a low impedance (10e-6 Ω) shunt resistor creates a fluctuating noise voltage, V n (t), which modulates the carrier frequency, f, of the biased Josephson junction output.
The bias voltage across the junction is related to the oscillatory frequency by f=2eV/h (11) where e is the electron charge and h is Planck's constant. The effective fluctuation in the frequency [13] can be related to a fluctuation in temperature since
where T is temperature, k is Boltzman's constant and Φ o =h/2e is the magnetic flux quanta. Spectral analysis of the output voltage correlates the effective bandwidth with the resistor temperature.
V. CONCLUSION
In conclusion, for typical RSFQ integrated circuit designs such as those fabricated by Lincoln Laboratory [5] , the placement of Josephson junction qubits must be at a safe distance of at least 10µm or more from the resistors on the chip. Furthermore, the removal of heat by the addition of a thermally conductive bridge reduces the peak resistor temperature but does not significantly reduce the temperature gradient around the resistor. The reduction of resistor temperature may be useful from the electrical viewpoint if Nyquist noise from the resistor is a potential issue. However, typically one electrically isolates the qubits from the RSFQ circuits, except at the instants at which measurements are made or during state preparation interactions. Therefore we believe that RSFQ resistor noise generally will not be an issue. Finally, an overall increase in the width of the bridge material may bring the temperature down around the resistor. [12] - [13] can be used to determined temperature accurately below 1 K by spectral analysis of the junction voltage that is frequency modulated by thermal noise from shunt resistor.
